The Au stud bumps offer a low cost flip chip solution for low I/O (input/output) count ICs and fine pitch packaging applications. The thermo-mechanical reliability of the flip chip package with Au stud bump was investigated in this study. Flip chip solder joints were fabricated using the Au stud bumps and Sn surface finish. And two different types of reliability test was done with and without the underfill process. Isothermal aging study was performed to investigate the formation and growth of the intermetallic compound (IMC) layer at the solder/ metallization interface. The micro structural change of the Au stud solder joints were characterized using scanning electron microscopy, energy dispersive X-ray spectroscopy. Results showed that before aging for 250 h, AuSn 4 and (Cu,Au) 3 Sn IMC formed and after aging for 250 h Cu 3 Sn IMC formed and grew as the aging time got longer. Effect on the mechanical reliability of the Au stud solder joints was also studied using shear (bonding) tester, and the temperature cycle test was chosen for the thermo-mechanical reliability evaluation of the Au stud solder joints.
Introduction
Flip chip package have many advantages for high performance and low inductance. More importantly for high-performance applications, directly connecting the die to a substrate or board greatly shortens the signal path while reducing the interconnect inductance and capacitance, all of which serves to greatly improve electrical performance. As flip chip technology gain popularity in the needs of microelectronics packaging, it is important to understand the advantages and limitations of the various flip chip options suitable for specific applications. 1, 2) Recently, the stud bump bonding method has been proposed as a very attractive solution for a low cost flip chip technology. Stud bumping is based on the wire bonding technology by pressing the wire to form a ball on the pad. Gold stud bump can easily achieve pitches of less than 100 µm and be placed on pads of less than 75 µm. Cu and Au is widely used for stud bump materials and the bumping price is lower than other flip chip.
A non-adhesive assembly for gold stud bumped die results from pressing the bumped chip onto gold substrate pads, applying heat, pressure and sonic energy sufficient to form gold to gold metallic bonds as in thermo sonic wire bonding. Depending on the die size and the application temperature requirements, assemblies with these gold to gold connections may not require undefilling. This allows flip chip assembly for applications such as MEMS, MOEMS and SAW filters, which cannot tolerate adhesives against their active surfaces. 3, 4) Today, the flip chip technology uses solder joints coupled with the use of underfill, which serves to overcome the effects of coefficient of thermal expansion (CTE) mismatch between the die and substrate, improving the solder joint thermal fatigue performance. Market forces continue to drive towards finer pitch interconnects and lead-free packages for portable and consumer electronic products due to the increasing transistor density and environmental legislations. 5) When subjected to thermo-mechanical stresses, the mechanical contact joints are less robust compared to the solder metallurgical joint. Large bond force has to be applied during the thermo-compression flip chip attach process.
Therefore, we focused on the formation and reliability evaluation of Au stud joints for flip chip applications. We evaluated the interfacial reaction and mechanical reliability between the Au stud bump and Sn surface finish after thermal aging and temperature cycle.
Experimental
The test chip used in this study is portable devices such as PDA, cellular phones, MP3 players, remote controller. The SiO 2 bonding pad layer was 8000 ¡, inner metal layer was Al0.5% Cu which is 30004000 ¡ thick. The size of the chip was 2.75 © 2.146 mm 2 , and Au stud bump at 8 µm pitches were used and the number of bumps on a chip was 40 each. 5.1 mm © 5.1 mm bismaleimide triazine (BT) printed circuit board (PCB) was used in this study with 12 µm electro-plated Sn and 25 µm solder resist. The final size of the substrate was 5.1 © 5.1 mm 2 and the SEM micrograph of the substrate and cross sectional image of the bonding pad used in this study as shown in Fig. 1 .
The bonding condition used in this study is shown in Table 1 . Diameter of Au wire used in this study was 2 µm, and the purity of the wire was 99.99% 4N Au. The bumping process was achieved using 2200 EVO (DATACON Co. Ltd.), and the peak temperature was 260°C for 5 s. To evaluate the effect of underfill process after bonding, U8410-73A (NAMICS Co. Ltd.) was used to increase thermo-mechanical strength of the bonded flip chip and cured at 150°C for 2 h. To investigate the microstructure of Au stud bump, the specimens were mounted and fixed with epoxy. The mounted specimens were polished with SiC paper and micro polished into 0.3 µm with Al 2 O 3 powder. To observe the intermetallic compounds (IMCs), scanning electron microscopy (SEM) image was taken with back-scattered electron image (BSE) and the composition of IMCs were analyzed by energy dispersive X-ray spectroscopy (EDS). After bonding of the specimens, die shear test was used to measure the strength between the chip and the substrate. Bonding tester PTR-100 (Rhesca Co. Ltd., Japan) was used for this study. Figure 2 (a) shows schematic diagram of die shear test, the shear speed was 0.2 mm/s, and the shear height was 10 µm.
For evaluation of reliability of the flip chip package, thermal aging and temperature cycle (TC) test for 1000 h (150°C) and 1000 cycle were done. To observe the effect of the underfill, two different types of packages were prepared, one set of specimens with underfill process and one set without underfill process. The temperature range of the test was ¹55125°C, and the temperature holding time was 15 min each so, one cycle was 30 min long as shown in Fig. 2(b) . Figure 3 shows the representative micrographs of the IMC layer growth with aging time. The micrographs show that the flip chip bonding process was successful. Figure 3(a) is cross-sectional SEM micrograph after bonding and (b), (c) and (d) is micrographs after aging at 150°C for 250, 500 and 1000 h, respectively. From Fig. 3 , it is noticeable that the Au stud bump is getting smaller after aging. This is because of the diffusion of Au stud bump into Sn while bonding and aging at high temperature for a long time. The interfacial reaction between Au stud bump and Sn creates IMCs and the IMCs grow as the aging time gets longer. 6) Figure 4 is a magnified SEM image of IMC layer between Au stud bump and Sn. EDS results explains that the IMC near the Au stud bump and Sn interface is AuSn 4 and CuAuSn ternary IMC was also found near Sn surface treatment. EDS analysis show that this ternary IMC is (Cu,Au) 3 Sn which is consisted of Au (18.42 at%), Sn (27.16 at%) and Cu (54.42 at%), respectively.
Results and Discussion

Interfacial reaction
As mentioned before, this is because of the diffusion of Au stud bump, and the aging encourages growth of the AuSn 4 IMC which was 3 µm before aging and 9.5 µm after aging of 1000 h at 150°C. After aging for 250 h, Cu 3 Sn IMC was found between (Cu,Au) 3 Sn and Cu UBM and Cu 3 Sn layer got thicker as aging time got longer. Void formation was observed after 500 h of aging in Cu 3 Sn IMC layer, and after 1000 h of aging, void size and number of voids increased. Figure 5 shows EDS analysis between Au stud bump and the substrate aged for 250 h. The IMC layer between Au stud bump and the substrate was devided into 3 points which is point 1, 2 and 3. Point 1 is where Au stud bump and Sn reacted directly and the EDS results show that it is consisted of Au (62.87 at%) and Sn (37.13 at%) which can be refered to AuSn 4 . EDS analysis at point 2 shows Au (47.38 at%), Sn (39.46 at%) and Cu (13.16 at%), respectively, which is refered to (Au,Cu)Sn 4 . When the flip chip package was reflowed AuSn IMC layer was formed first, and the Cu UBM reacted with Sn surface finish, adding Cu into AuSn 4 which ended up with ternary (Au,Cu)Sn 4 . 7) For point 3, EDS analysis results show that it is consisted of Au (18.42 at%), Sn (27.16 at%) and Cu (54.42 at%), respectively, and by matching this compound in ternary phase diagram, it found to be (Cu,Au) 3 Sn IMC. The point 3 is where Cu UBM and Sn reacts directly, so during the reflow process, Au stud bump diffuses into Sn surface finish and forms different kinds of IMCs. As the aging time gets longer, after the formation three different kinds of IMCs, the thickness IMCs increased due to the heat generation. Figure 6 is a graph of die shear test results with aging time after flip chip bonding. The aging time was 0 to 1000 h and before aging, the die shear force was 197 gf. After 24 h of aging time, the die shear force increased until 100 h of aging. But after 100 h of aging, the die shear force started to decrease and as the aging time increases, the die shear force continues to decrease. This has intimate relation with IMCs formed between the interfaces of the flip chip. To investigate the cause of this phenomenon, fractured surface of the flip chip was observed by SEM and EDS analysis. Figures 8(a) and 8(b) is the fracture surface of as-bonded specimen, (c) and (d) is the fracture surface after 250 h of aging and (e) and (f ) is the fracture surface after 1000 h of aging. As shown in Figs. 7(a) and 7(b), the as-bonded specimens were well bonded and the crack initiated at the Si chip side, so the chip side can be concerned as weak side. After 250 h of aging, the failure occurred between Au stud bump and the substrate, and the composition of the bump was defined by EDS analysis. The fractured surface is composed of Au, Cu and Sn layer, but the EDS analysis couldn't define the exact component of ternary AuCuSn alloy. When the flip chip package with aging was attacked by external shear force, the crack start at the IMC layer where it is rather mechanically weak. While aging, IMC layer got thicker and it became brittle, so after aging, the fracture occurred at the IMC layer, where as-bonded specimens were pulled off at the chip side. 8) Figures 7(e) and 7(f ) is fracture surface of die sheared flip chip package after 1000 h of aging. After die shear test, fracture surface was observed by SEM and EDS, and the EDS results show that the fracture occurred between (Cu,Au) 3 Sn IMC layer and Cu 3 Sn IMC layer. As it was investigated before, after 1000 h of aging, over growth of IMC and the reduction of Au stud bump area caused the decrease of the shear test force. Figure 8 is a SEM micrograph of Au stud bump without underfill process, and through the figure, it can be seen that all the Au stud bump is well bonded. As it was mentioned before, AuSn 4 , (Au,Cu)Sn 4 and (Cu,Au) 3 Sn IMC layer has formed between the Au stud bump and the substrate. Also some bonded joints have voids inside the bump. Figure 9 is a SEM micrograph after TC 100 cycles. As it can be noticed from the figure, every crack penetrates through Au bump and the void is seen in every flip chip joint, which is thought to be the initiation point of the crack. The void formation at the bump can be caused by the flux, used before the reflow process, high reflow temperature or during the TC test. This kind of crack is typical crack of fatigue fracture. Figure 10 is SEM micrograph of flip chip package with underfill process after TC 500 cycles. After TC 500 cycles, no crack was found. This result leads to the fact that underfill process in flip chip packaging increases the thermal, mechanical reliability. To investigate the effect of thermal stress, TC test was continued with more cycles. Figure 11 shows SEM micrograph after TC 750 cycles. After TC 750 cycles test most of the joint was found to have cracks. The crack initiation point was different from the joints without underfill process. Most of the cracks were found between the Si chip and Au stud bump and this is rather weak part of the joint which is the interfacial area between the Si chip and Au stud bump. These cracks cause the whole package joints to loose their function of electrical connection which means the failure of the package. From other works, underfill process can increase the life time of the packages two to three times more, and our work shows similar trend to other works. 
Die shear test results
Temperature cycle test results
Conclusion
A study on two different types of reliability test was done with and without the underfill process. Aging study was done in 150°C up to 1000 h and IMCs such as AuSn 4 , (Cu,Au) 3 Sn and (Au,Cu)Sn 4 were found with EDS analysis.
Mechanical reliability was measured using a shear tester with aged specimens. As it was investigated before, after 100 h of aging, the die shear force started to decrease and as the aging time increases. An over growth of IMC and the reduction of Au stud bump area caused the decrease of the shear test force.
To investigate the effect of thermal stress, temperature cycle test was done with the bonded packages. The crack initiated before 100 cycles for packages without underfill process and after TC 750 cycles test most of the joint was found to have cracks for the packages with underfill process. Underfill process can increase the life time of the packages two to three times more, and our work shows similar trend to other works. 
